SERIAL NO. 09/849,052

Form PTO-1449 (modified) AUG

List of Patents and Publication

Disclosure Statement

(Use several sheets if necessary)

Tyly. DKT. NO. 5580-03000

PPLICANT: Rogenmoser, et al.

FILING DATE: May 4, 2001

GROUP: AECEIVED

2124

AUG 2 8 2001

	30 30 7017	at sheets it necessary)	TILING DA	11E. May 4, 2001		AUL	1 4 8 ZUUI			
		U	.S. PATENT	DOCUMENTS		<b>T</b>				
EXAM. INITIALS	REF. DES.	DOCUMENT NUMBER	DATE	NAME	CLASS	CLASS	9yi <b>Licoto</b> rt21+0 appropriate			
ALL	A1	5,369,607	11/29/94	Okamoto		10 P	校			
2	A2	4,922,446	5/1/90	Zurawski, et al.		CAMO!				
286	A3	5,867,407	2/2/99	Wolrich, et al.		Remood C	27/15			
20	A4	5,920,493	7/6/99	Lau		Centr	100			
	A5	5,957,997	9/28/99	Olson, et al.			76			
979	A6	6,085,208	7/4/00	Oberman, et al.			8			
		FOR	EIGN PATE	ENT DOCUMENTS						
EXAM. INITIALS	REF. DES.	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO			
	-									
		OTHER ART (I	ncluding Autho	or, Title, Date, Pertinent Pa	ages, Etc.)					
A	E. Hokenek and R. K. Montoye, "Leading-zero anticipator in the IBM RS/6000 floating-point execution unit," IBM Journal of Research and Development, vol. 34, no. 1, pp. 71-77, January 1990.									
A	A8	N. T. Quach and M. J. Flynn, "Leading one prediction - implementation, generalization, and application," Technical Report No. CSL-TR-91-463, Computer Systems Laboratory, Stanford University, March 1991.								
	A9	Bruguera, et al., "Leading-One Prediction with Concurrent Position Correction," IEEE, Vol. 48, No. 10 October 1999, 8 pages.								
A	A10	Suzuki, et al., "Leading-Zero Anticipatory Logic for High-Speed Floating Point Addition," IEEE, Vol. 31, No. 8, August 1996, 4 pages.								
A	A11	SiByte, "Target Applications," http://sibyte.com/mercurian/applications.htm, January 15, 2001, 2 pages.								
A	A12	SiByte, "SiByte Technology," http://sibyte.com/mercurian/technology.htm, January 15, 2001, 3 pages.								
ACC	A13	SiByte, "The Mercurian Processor," http://sibyte.com/mercurian, January 15, 2001, 2 pages.								
AB	A14	SiByte, "Fact Sheet," SB-1 CPU, October 2000, rev. 0.1, 1 page.								
RAN-	A15	SiByte, "Fact Sheet," SB-1250, October 2000, rev. 0.2, 10 pages.								
THE	A16	Stepanian, SiByte, "SiByte SB-1 MIPS64 CPU Core, Embedded Processor Forum 2000, June 13, 2000, 15 pages.								
<b>P</b>	A17	Jim Keller, "The Mercurian 10, 2000, 22 pages.	Processor: A Hi	gh Performance, Power-Effic	ient CMP for	r Networkin	g," October			

D.H. Mulzahr EXAMINER:

DATE CONSIDERED: 3/25/04

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner. SEPTE O. 200

Page 1 of 1

Form PTO-1449 (modified) List of Patents and Publications For Applicant's Information

ATTY. DKT. NO. 5580-03000

SERIAL NO. 09/849,052

Disclosure Statement (Use several sheets if necessary)

APPLICANT: Rogenmoser, et al.

GROUP: 2632 2/21/

FILING DATE: May 4, 2001

U.S. PATENT DOCUMENTS												
EXAM. INITIALS	REF. DES.	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE					
-						DE	CEIVED					
			<u></u>				1 4 2001					
						Technolog	Center 2600					
FOREIGN PATENT DOCUMENTS												
EXAM. INITIALS	REF. DES.	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO					
-												
		OTHED ADT (I	aluding Autho	r Title Date Portinant D	ages Etc.)							
ALC.	B1 Tom R. Halfhill, "SiByte Reveals 64-Bit Core For NPUs; Independent MIPS64 Design Combines Low Power, High Performance," Microdesign Resources, June 2000, Microprocessor Report, 4 pages.											
			· · · · · · · · · · · · · · · · · · ·									
						<del> </del>						
						· .						

D.H. Mulzahn **EXAMINER:** 

DATE CONSIDERED:

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.